# University of California, Santa Barbara 

Department of Electrical and Computer Engineering
ECE 152A - Digital Design Principles
Final Exam
December 14, 2006

Name $\qquad$
Perm \# $\qquad$
Lab Section $\qquad$

Problem \#1 (25 points) $\qquad$
Problem \#2 (25 points) $\qquad$
Problem \#3 (25 points) $\qquad$
Problem \#4 (25 points) $\qquad$
Total (100 points) $\qquad$

- This is a 3 hour exam; closed book, closed notes, no calculators.
- Answer all questions (except timing diagrams) on the paper provided by the instructor; answer timing diagram problems on exam sheet.
- Write on only one side of the paper.
- Attach answer sheets to this exam in the correct order.
- Include your name and perm \# on every sheet.


## Problem \#1.

For the machine defined by the state table below:

| PS | $X=0$ | $X=1$ | $Z$ |
| :---: | :---: | :---: | :---: |
| A | H | G | 0 |
| B | A | E | 1 |
| C | A | A | 1 |
| D | G | F | 0 |
| E | D | G | 0 |
| F | E | A | 1 |
| G | C | D | 0 |
| H | G | B | 0 |

1. Minimize the machine using an Implication Chart



- First Pass: x's (incompatible outputs)
- Second Pass

$$
\begin{aligned}
& (A E) \underbrace{(B C F)(D H)}_{(B C)(B F)(C F)(D H)} \underbrace{(G)}_{\text {SWGUIUALENT }} \underset{\text { SARS }}{(G A T E}
\end{aligned}
$$

2. Verify your answer to part 1 above by deriving the equivalence partition (using the Moore reduction procedure).


$$
\begin{aligned}
& P_{2}=(A E)\left(O_{2}\right)\left(\sigma_{3}\right)\binom{B C F}{4} \\
& \text { AG } A+(2) \quad \text { g } \quad \text { (2) } \\
& D, G^{(3)} \\
& \rightarrow F(4) \\
& H^{\prime} G^{(3)} \\
& \perp B(4) \\
& \begin{aligned}
& \rightarrow A(1) \\
&>E(1) \longrightarrow A(1) \\
&>A(1) \quad F E(1) \\
&>A(1)
\end{aligned} \\
& P_{3}=P_{2}=\text { EQUIVALENCE PRETITIOA } \\
& (A E)(D H)(G)(B C F)
\end{aligned}
$$

3. Construct the state table for the reduced machine.

| PS | $x=0$ | $x=1$ | 2 |
| :---: | :---: | :---: | :---: |
| $A E$ | $D H$ | $G$ | 0 |
| $B C F$ | $A E$ | $A E$ | 1 |
| $D H$ | $G$ | $B C F$ | 0 |
| $G$ | $B C F$ | $D H$ | 0 |

Final Exam Solution - Page 5 of 21

## Problem \#2.

In this problem you are to design the controller for an electronic black jack game. For those unfamiliar with the game, the object is to draw cards and get as close to 21 as possible without going over. You play against a dealer who also draws cards to 21. Player or dealer with the highest total without going over 21, wins the game.

There are two control inputs, the Deal button (D) and the Stand button (S).
There are also inputs indicating that the current total ("active participant") is < 17 H (it), that the current total ("active participant") is > 21 B (ust) and that the player currently has a higher T (otal) than the dealer.

There are only two participants in the game, the dealer and the player, and only one is the "active participant" at any given time. The game begins with the player pressing the deal button (D). The player is the "active participant" in the idle state. Two cards are then dealt to both the player and the dealer. (You can assume the game has a display showing all of the player's cards and one of the dealer's (the dealer's "up card"); this is not part of the controller design).

Based on his total, the player then decides whether to draw more cards in an attempt to get closer to 21 (again, without going over). To draw an additional card, the player presses the deal button (D). If after drawing a card the player's total exceeds 21, the Bust (B) input goes high, the player loses and the game is over. To stop drawing cards (the player is satisfied with his total) and make the dealer the "active participant", the player presses the stand button (S).

If the player has not drawn to a total exceeding 21 and has pressed the stand button (S), control passes to the dealer. The dealer draws cards until his total exceeds 17 (at which time the participant with the higher total wins) or until his total exceeds 21 (at which time the player wins).

The controller has several outputs. The first, I(nitialize), causes 2 cards to be dealt to both the player and the dealer. A second, C(ard), causes a single card to be dealt to the active participant. A third output indicates whether the player or the dealer is currently active, P (layer). A fourth output indicates that the player has just won (W)inner.

Summarizing the inputs and outputs to this machine:
Inputs (maintain the order DSHBT in your solution):
D: Deal Button
S: Stand Button
H: Active participant total < 17
B: Active participant total $>21$
T : Player total > dealer total
Outputs (maintain the order ICPW in your solution):
I: Deal 2 cards to both player and dealer
C: Deal single card to active participant
P: Player is currently active participant (0 indicates dealer active)
W: Player has won

1. Construct a state diagram for the controller. Design the controller as a Mealy machine.

- You can assume that the $D$ and $S$ inputs won't be active at the same time.
- You should also assume that state transitions will be triggered by either D or S being pressed or by the indicators H or B becoming active, but never both simultaneously (this simplifies things).
- You can further assume that $D$ and $S$ are disabled when the dealer is the active participant
- The assumptions above and the resulting don't care input conditions will make the state diagram considerably simpler.

You will be graded on both the correctness and simplicity (number of states and number of transitions) of your design.

COWTROL FITPUTS: D (DEAC)
$\Omega$ ( $\sin n / D)$
Gudicatore ThPuTS: it (HIT, $\angle 17$ )
B $($ BUST, $>21)$
T (Total playoc a deacer)

OUTPUTS: I (INITIACLZE, DENC FIRST 2 CACSS)
C (CAND to ACTIVE PARTICIPANTT)
P (PLAYOC Curaontry ACTIVE)
w (winnal')
In Consmucting State Dingreal, COMSIDER ASSumptIONS

D AnD I wevar Concursenry Aerive CNEITted wint $H, B$ ar T It and is Nevar Concurdentry Active


## Problem \#3.

For the state diagram shown below (assume the state variables are $A$ and $B$ and that the output $Z=A$ ):


1. Construct a state table.

| $A B$ | $x=0 \quad x=1$ | $z$ |  |
| :---: | :---: | :---: | :---: |
| 00 | 01 | 10 | 0 |
| 01 | 00 | 10 | 0 |
| 11 | $x x$ | $x x$ | $x$ |
| 10 | 00 | 01 | 1 |

2. Construct next state maps and determine next state equations for $A+$ and B+.

3. Determine the $J$ and $K$ inputs to the $A$ and $B$ flip flops. Recall the excitation table for the JK flip flop:

| Q | $\mathrm{Q}+$ | J | K |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | X |
| 1 | 0 | $X$ | 1 |
| 1 | 1 | $X$ | 0 |



$$
\int_{A}=x
$$

$$
K_{A}=1
$$


$\sqrt{B}=x^{\prime} A^{\prime}+x A$

$$
K_{B}=1
$$

4. The secondary state assignment often determines (in part) the complexity of the machine's implementation. In the state diagram above, the states are arbitrarily assigned the values 00,01 and 10 (requiring only 3 of the 4 possible state assignments). Because of this secondary state assignment, an input to one of the flip flops includes 2 product terms and a sum term (requiring additional logic)

Can you find a different secondary state assignment that results in the $J$ and $K$ inputs to the $A$ and $B$ flip flops consisting of only the input $x$ (or its complement), the state variables (or their complements) or the constant 1, i.e., no additional logic? The output $Z$ should also remain equal to a state variable or its complement (ideally $\underline{Z=A}$, as above). If so, demonstrate the assignment by determining the J and K inputs to the A and B flip flops.

FOL $Z=A$, SAFE 10 BECOMES STATE II

| NS |  |  |  |
| :---: | :---: | :---: | :---: |
| $\frac{x=0}{00}$ | 01 | $x=1$ | $z$ |
| 01 | 00 | 11 | 0 |
| 01 | 00 | 01 | 1 |
| 11 | $x x$ | $x x$ | $x$ |

$$
\begin{aligned}
& A^{+}=X A^{\prime} \text { (SAME AS PREVIOuS) }
\end{aligned}
$$

* $A B$

| 00 | 01 | 11 | 10 |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $x$ | $x$ |
|  | 1 | 1 | $x$ | $x$ |

$\times$ Ass

| 00 | 01 | 11 | 10 |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $x$ | $x$ | 1 | $x$ |
| $x$ | $x$ | 1 | $x$ |  |

$$
V_{A}=x
$$

$$
K_{A}=1
$$



## Problem \#4

In this problem you are to design a 4-bit register with increment and rotate capabilities using only 7474 D flip-flops, 74157 quad, 2:1 multiplexers and 7482 2-bit, binary full adders.

The register has a 2-bit control input (S1S2) which causes the register to rotate left (S1S0 $=10, L S B \leftarrow M S B)$, rotate right (S1S0 $=01, M S B \leftarrow L S B)$, increment $(S 1 S 0=11)$ or do nothing $(S 1 S 0=00)$, i.e., hold contents. A block diagram is shown below:


Data Sheets for the three devices follow:



74157

QUAD 2- TO 1-LINE DATA SELECTORS/MULTIPLEXERS


| FUNCTION TABLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STROBE | SELECT | A | B | '157, 'L157, |  |
| H | X | X | X | OUT,'S157 |  |
| L | L | L | X | L |  |
| L | L | H | X | H |  |
| L | H | X | L | L |  |
| L | H | X | H | H |  |

$\mathrm{H}=$ high level, $\mathrm{L}=$ low level, $\mathrm{X}=$ irrelevant

Final Exam Solution - Page 16 of 21
switching characteristics, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


ItpLH 玉propagation delay time, low-to-high-level output
${ }^{\text {tpHL }} \equiv$ propagation delay time, high-to-low-level output
NOTE 3: Load circuit and voltago waveforms are shown on page 3-10.

## TYPES SN5482, SN7482

2-BIT BINARY FULL ADDERS
BULLETIN NO. DL-S 7211836, DECEMBER 1972


| INPUTS |  |  |  | OUTPUTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | WHE | N C0 | - L | WHE | N C0 | $=\mathrm{H}$ |
| A1 | B1 | A2 | B2 | $\Sigma 1$ | $\Sigma 2$ | C2 | $\Sigma 1$ | $\Sigma 2$ | C2 |
| L | L | L | L | L | L | L | H | L | L |
| H | L | L | L | H | L | L | L | H | L |
| L | H | L | L. | H | L | L | L | H | L |
| H | H | L | L | L | H | L | H | H | L |
| L | L | H | L | L | H | L | H | H | L |
| H | L | H | L. | H | H | L | L | L | H |
| L | H | H | L | H | H | L | L | L | H |
| H | H | H | L | L | L | H | H | L | H |
| L | L | L | H | L | H | L | H | H | L |
| H | L | L | H | H | H | L | L | L | H |
| L | H | L | H | H | H | L | L | L | H |
| H | H | L | H | L | L | H | H | L | H |
| L | L | H | H | L | L | H | H | L | H |
| H | L | H | H | H | L | H | L | H | H |
| L | H | H | H | H | L | H | L | H | H |
| H | H | H | H | L | H | H | H | H | H |

$H=$ high level, $L=$ low level

| vitching characteristics, $\mathrm{V}_{C C}=5 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$ (see note 4) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER $\mathbb{I}$ | FROM (INPUT) | то (OUTPUT) | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| tPLH | CO | $\Sigma 1$ | $C_{L}=15 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L}}=400 \Omega$ |  | 34 | ns |
| tPHL |  |  |  |  | 40 |  |
| ${ }^{\text {tPLH }}$ | B2 | $\Sigma 2$ |  |  | 40 | ns |
| tPHL |  |  |  |  | 35 |  |
| tPLH | C0 | $\Sigma 2$ |  |  | 38 | ns |
| tPHL |  |  |  |  | 42 |  |
| tPLH | C0 | C2 | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \quad \mathrm{R}_{\mathrm{L}}=780 \Omega$ | 12 | 19 | ns |
| tPHL |  |  |  | 17 | 27 |  |

[^0]${ }^{{ }^{\text {PPHL }}}$ ㄹ propagation delay time, high-to-low-level output
NOTE 4: Load circuit and voltage waveforms are shown on page 3-10.

1. Construct a schematic diagram which implements the least significant bit of the rotate and hold portions of the design.

Assume the strobe inputs $(\mathrm{G})$ on the 74157's are tied to ground, meaning the MUX's are always enabled. Also assume that the preset and clear inputs to the 7474 D flip flops are tied high, meaning they are always disabled. You needn't worry about initializing the register.

Based on the above, you only need to include the signals that are used in the design (you don't need to account for every pin on the schematic). Clearly indicate which devices are being used where.

2. What is the critical path (worst case combinational logic delay) in your design? You should assume that the 2-bit control input (S1S0) becomes valid at the same time that the Q outputs of the 7474 D flip flops become valid (synchronous system).

BECAUSE DATA M ND SECT BECOME valid at die same time
$\triangle$ TMROMGA FIRST Aux $=27 \mathrm{~ns}$
(tpric Sect $\rightarrow$ Output)
Because Si nad so are Applied
concunceovtry to First had SEcond lever Max
$\triangle$ Throubit Second $M u x=14 \mathrm{~ns}$

$$
t_{\text {PLAT }}=t_{\text {PHI }} \quad \text { DATA } \rightarrow \text { OUTPUT }
$$

critical path / max Propagation delay

$$
=27 n s+14 n s=41 n s
$$

3. What is the minimum clock period ( $1 /$ maximum frequency) of your design?

$$
\begin{aligned}
\text { MIN PERIOD } & =C L R \rightarrow Q+A A B O V E+t_{S 4} \\
& =40 n S+41 n s+20 n S \\
& =101 n s
\end{aligned}
$$

4. Add the circuitry necessary to add the increment function. Construct a schematic diagram of the increment circuitry for the two, least significant bits. You don't need to include the rotate/hold circuitry again, but do indicate where it would be added to the design in part 1 above and how it will be cascaded in part 5 below.

5. For the full, 4-bit register (cascaded copies of the design from part 4 above), what is the critical path in your design with the increment function added? Assume that the propagation delay of the adder is the same from any of $\mathrm{Ai}, \mathrm{Bi}$ or C 0 to C 2 (carry out), $\mathrm{tPLH}=19 \mathrm{~ns}$ and $\mathrm{tPHL}=27 \mathrm{~ns}$.

- propagation delay through liB nader To Generate $\mathrm{Cl}_{2}=2$ Ins PAH C
- Propagated delay tmroubit usb adder TO Gevolatá $\mathrm{CO} \rightarrow \mathrm{IL}_{2}=42 \mathrm{~ns}$ tHc
- critical phtif threousa hadar

$$
27 n 5+42 n 5=69 n 5
$$

- above 1 ir Decries with maxes

$$
\begin{gathered}
69 n^{5}+41 \mathrm{~ns}=110 \mathrm{~ns} \\
\text { luxes } \\
\text { CASCADES ADDER }
\end{gathered}
$$

6. What is the new minimum clock period of your design (with the increment function)?

$$
\begin{aligned}
& C C K \rightarrow Q+\triangle \text { ABOVE }+t_{S 4} \\
& =40 n s+110 n^{s}+20 n s \\
& =170 n s
\end{aligned}
$$


[^0]:    YtPLH $\equiv$ propagation delay time, low-to-high-level output

